

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
30 May 2002 (30.05.2002)

PCT

(10) International Publication Number  
**WO 02/43130 A2**

(51) International Patent Classification<sup>7</sup>: **H01L 21/316**,  
21/70, 27/15, G02B 6/12

(74) Agent: **MITCHELL, Richard, J.**; Marks & Clerk, P.O.  
Box 957, Station B, Ottawa, Ontario K1P 5S7 (CA).

(21) International Application Number: **PCT/CA01/01659**

(81) Designated States (*national*): CA, CN, DE, GB, JP, KR,  
MX.

(22) International Filing Date:

22 November 2001 (22.11.2001)

(84) Designated States (*regional*): European patent (AT, BE,  
CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC,  
NL, PT, SE, TR).

(25) Filing Language:

English

(26) Publication Language:

English

Published:

— without international search report and to be republished  
upon receipt of that report

(30) Priority Data:

0028822.5


25 November 2000 (25.11.2000) GB

For two-letter codes and other abbreviations, refer to the "Guid-  
ance Notes on Codes and Abbreviations" appearing at the begin-  
ning of each regular issue of the PCT Gazette.

(71) Applicant: **ZARLINK SEMICONDUCTOR INC.**  
[CA/CA]; 400 March Road, Kanata, Ontario K2K 3H4  
(CA).

(72) Inventors: **OUELLET, Luc**; 503 du Rubannier, Granby,  
Quebec J2H 2R8 (CA). **DALLAIRE, Annie**; 169 Bas Riv-  
iere Nord, St-Cesaire, Quebec J0L 1T0 (CA).

(54) Title: METHOD OF MAKING A FUNCTIONAL DEVICE WITH DEPOSITED LAYERS SUBJECT TO HIGH TEMPER-  
ATURE ANNEAL



(57) Abstract: A method is disclosed for making a device having one or more deposited layers and subject to a post deposition high temperature anneal. Opposing films having similar mechanical properties are deposited on the front and back faces of a wafer, which is subsequently subjected a high temperature anneal. The opposing films tend to cancel out stress-induced warping of the wafer during the subsequent anneal.

WO 02/43130 A2

# METHOD OF MAKING A FUNCTIONAL DEVICE WITH DEPOSITED LAYERS SUBJECT TO HIGH TEMPERATURE ANNEAL

## BACKGROUND OF THE INVENTION

This invention relates to a method of making functional devices, such as optical  
5 Multiplexers (Mux) and Demultiplexers (Dmux), that have at least one film  
deposited on a wafer and are subject to a high temperature anneal that induces  
warping in the wafer.

Multiplexers (Mux) and Demultiplexers (Dmux) need silica waveguides that  
require the introduction of high performance (i.e. extremely transparent in the  
10 1.50-1.55 wavelength range) silica films on a silicon wafer.

Typically the optical silica films used to form the waveguides are deposited over a  
silicon wafer by PECVD at a relatively low temperature of 400°C. The deposited  
PECVD silica films do not have sufficiently high performance as deposited due to  
some absorption peaks causing optical absorption in the 1.50-1.55 wavelength  
15 range.

In order to eliminate these residual absorption peaks, an anneal at a high  
temperature ranging between 700 and 1200°C is required. Because of the  
difference in thermal expansion between the PECVD deposited silica films and  
the underlying silicon wafer, the mechanical stress in the silica films increases as  
20 the temperature of the silicon-silica films structure is increased and a polarization  
dependence is observed.

At a temperature exceeding about 600°C, the mechanical stress in the silica films  
reaches a plateau and does not increase as much with any further increase of  
temperature. As the temperature is increased over 600°C, a plastic deformation  
25 of the silica films occurs and a stress-temperature hysteresis is observed as the  
temperature of the silica films/wafer structure is reduced back to room  
temperature. The consequence of the stress-temperature hysteresis is that the  
room temperature mechanical stress of the PECVD silica films following the high  
temperature anneal over 600°C is much more compressive than the room  
30 temperature mechanical stress prior to the anneal.

The effect of the induced compressive mechanical stress in the high temperature annealed PECVD silica films is a significant warp of underlying the silicon wafer, which results in a low yield photolithography processing: i.e. the silicon wafer cannot be processed reliably. Moreover, in the event that such a wafer could be  
5 processed, the resulting patterned optical silica films show a polarization dependence problem caused by the birefringence originating from this large compressive stress in the silica films.

It is indeed well known that the manufacture of satisfactory Mux/Dmux devices is a very difficult task. Various approaches to the problem have been considered.

10 Flame Hydrolysis Deposition (FHD) technique

The optical silica films can be deposited on the silicon wafer at a very high temperature using the Flame Hydrolysis Deposition (FHD) technique which involves the fusion in hydrogen, oxygen and other gases of fine glass particles followed by some post-deposition anneals to 1200–1350°C. (Suzuki S.,  
15 Polarization insensitive arrayed-waveguide gratings using dopant-rich silica-based glass with thermal coefficient adjusted to silicon substrate, Electron. Lett. 33 (13), 1173, 1997). In this case, the silica films are doped with a high concentration of germanium to increase its Thermal Coefficient of Expansion (TCE) and to try to match the TCE of the underlying silicon wafer, thus minimizing  
20 the warp of the underlying silicon wafer (that results from the difference of TCE between the silica films and the silicon wafer) and the associated polarization dependence.

In another similar reference, also using the Flame Hydrolysis Deposition (FHD) technique, a sputter deposited amorphous silicon layer over the silica films (to  
25 match the TCE of the underlying silicon wafer) is used to minimize the associated wafer warp and associated polarization dependence of the waveguide. (Takahashi H., Polarization-insensitive arrayed waveguide wavelength multiplexer with birefringence compensating film, IEEE Photon. Tech. Lett. 5 (6), 707, 1993).

In a third similar reference, also using the Flame Hydrolysis Deposition (FHD) technique, a quartz wafer (with a better matching the TCE of the silica films) replaces the silicon wafer as to minimize the residual compressive stress of the silica films after anneals and their polarization dependence. (Kawachi M., Silica waveguides on silicon and their application to integrated-optic components, 5 Optical and quantum Electronics, 22, 391, 1990).

#### High Pressure Steam Deposition (HPSD) technique

The optical silica films can be grown from silicon at very high temperature using the High Pressure Steam (HPS) technique followed by chemical vapor deposition of phosphorus-doped silica deposition and by a very high temperature anneal at 10 1000°C (Verbeek B., Integrated four-channel Mach-Zehnder multi-demultiplexer fabricated with phosphorus doped SiO<sub>2</sub> waveguides on Si, J. Lightwave tech., 6 (6), 1011, 1988; Henry C., Four-channel wavelength division multiplexers and bandpass filters on elliptical Bragg reflectors, J. Lightwave tech., 15 8 (5), 748, 1990; Adar R., Less than 1 dB per meter propagation loss of silica waveguides measured using a ring oscillator, J. Lightwave tech., 12 (8), 1369, 1994) These references do not address the wafer warp problem

#### Electron-Beam Vapor Deposition (EBVD) technique

The optical silica films can be deposited at a lower temperature of about 350°C by Electron-Beam Vapor Deposition (EBVD) followed by very high temperature anneals at 1200°C. (Imoto K., Silica Glass waveguide structure and its implication to a multi/demultiplexer, ECOC, 577, 1988; Imoto K., High-silica guided-wave optical devices, 41<sup>st</sup> ECTC, 483, 1991).

In these cases the minimization of wafer warp and of the associated polarization dependence is achieved by doping the silica films with a high concentration of germanium or titanium as to match the TCE of the silica films with the underlying quartz wafer. 25

#### Other PECVD techniques

Other references, using PECVD techniques, describe the need for high temperature anneals of the PECVD silica films as to eliminate the residual optical 30

- absorption peaks (Valette S., New integrated optical multiplexer-demultiplexer realized on silicon substrate, ECIO '87, 145, 1987; Henry C., Glass waveguides on silicon for hybrid optical packaging, J. Lightwave tech., 7 (10), 1350, 1989; Grand G., Low-loss PECVD silica channel waveguides for optical
- 5 communications, Electron. Lett., 26 (25), 2135, 1990; Bruno F., Plasma-enhanced chemical vapor deposition of low-loss SiON optical waveguides at 1.5- $\mu$ m wavelength, Applied Optics, 30 (31), 4560, 1991; Lai Q., Simple technologies for fabrication of low-loss silica waveguides, Elec. Lett., 28 (11), 1000, 1992; Lai Q., Formation of optical slab waveguides using thermal oxidation of SiO<sub>x</sub>, Elec.
- 10 Lett., 29 (8), 714, 1993; Liu K., Hybrid optoelectronic digitally tunable receiver, SPIE, Vol 2402, 104, 1995; Tu Y., Single-mode SiON/SiO<sub>2</sub>/Si optical waveguides prepared by plasma-enhanced Chemical vapor deposition, Fiber and integrated optics, 14, 133, 1995; Hoffmann M., Low temperature, nitrogen doped waveguides on silicon with small core dimensions fabricated by PECVD/RIE,
- 15 ECIO'95, 299, 1995; Poenar D., Optical properties of thin film silicon-compatible materials, Appl. Opt. 36 (21), 5112, 1997; Hoffmann M., Low-loss fiber-matched low-temperature PECVD waveguides with small-core dimensions for optical communication systems, IEEE Photonics Tech. Lett., 9 (9), 1238, 1997; Pereyra I., High quality low temperature DPECVD silicon dioxide, J. Non-Crystalline
- 20 Solids, 212, 225, 1997; Kenyon T., A luminescence study of silicon-rich silica and rare-earth doped silicon-rich silica, Fourth Int. Symp. Quantum Confinement Electrochemical Society, 97-11, 304, 1997; Alayo M., Thick SiO<sub>x</sub>N<sub>y</sub> and SiO<sub>2</sub> films obtained by PECVD technique at low temperatures, Thin Solid Films, 332, 40, 1998; Bulla D., Deposition of thick TEOS PECVD silicon oxide layers for
- 25 integrated optical waveguide applications, Thin Solid Films, 334, 60, 1998; Valette S., State of the art of integrated optics technology at LETI for achieving passive optical components, J. of Modern Optics, 35 (6), 993, 1988; Ojha S., Simple method of fabricating polarization-insensitive and very low crosstalk AWG grating devices, Electron. Lett., 34 (1), 78, 1998; Johnson C., Thermal annealing of
- 30 waveguides formed by ion implantation of silica-on-Si, Nuclear Instruments and Methods in Physics Research, B141, 670, 1998; Ridder R., Silicon oxynitride planar waveguiding structures for application in optical communication, IEEE J. of

Sel. Top. In Quantum Electron., 4 (6), 930, 1998; Germann R., Silicon-oxynitride layers for optical waveguide applications, 195<sup>th</sup> meeting of the Electrochemical Society, 99-1, May 1999, Abstract 137, 1999; Worhoff K., Plasma enhanced cyhemical vapor deposition silicon oxynitride optimized for application in  
5 integrated optics, Sensors and Actuators, 74, 9, 1999; Offrein B., Wavelength tunable optical add-after-drop filter with flat passband for WDM networks, IEEE Pphotonics Tech. Lett., 11 (2), 239, 1999).

Amazingly, only one of these references (Ojha, 1998) addresses the upper mentioned wafer warp and polarization dependence problems by mentioning that  
10 the elimination of these was achieved by adjusting the TCE of the silica glass to the silicon wafer by increasing its doping with large concentrations of germanium, boron or phosphorus.

#### SUMMARY OF THE INVENTION

According to the present invention there is provide a method of making a device  
15 having at least one deposited layer and subject to a post deposition high temperature anneal, comprising the steps of providing a wafer having a front and back face; depositing opposing films on each said face of said wafer, said opposing films having similar mechanical properties; and subsequently  
20 subjecting said wafer to said high temperature anneal, whereby said opposing films tend to cancel out stress-induced warping of said wafer during said anneal.

The high temperature anneal should typically be carried out at a temperature above about 600°C, preferably between 600 and 900°C.

The opposing films should have similar mechanical properties so that the stress induced effects are canceled out as the wafer is subjected to the high  
25 temperature anneal. Preferably this is achieved by making them the same composition and thickness, but it would be theoretically possible to use different films so long as the mechanical effects canceled out.

In a preferred aspect, the invention involves the use of a special technique involving the deposition of thick PECVD silica films on the back face of the silicon  
30 wafer in order to prevent the wafer warp problem following these required high

temperature anneals and to achieve a stable manufacturing of high performance high temperature annealed PECVD optical silica films with lower polarization dependence.

- The invention also teaches a technique for introducing Plasma Enhanced
- 5 Chemical Vapor Deposition (PECVD) silica waveguides in Mux and Dmux optical devices while eliminating the wafer warp problem and minimising the polarization dependence problem (caused by birefringence, i.e. the pass wavelengths of the Mux differ for the TE and TM modes) associated with the high temperature anneals that are required in order to reduce the optical absorption of thick optical
- 10 silica films serving as waveguides.

The optical silica films deposited on a silicon wafer by PECVD at a relatively low temperature of 400°C may also require a further post-deposition anneal at a high temperature ranging between 700 and 1200°C in order to eliminate the residual optical absorption peaks.

- 15 A unique technical aspect of this invention is the deposition of thick PECVD silica films on the back face of the silicon wafer in order to prevent the wafer warp problem and to minimize the polarization dependence following these required high temperature anneals so as to achieve the stable manufacture of high performance high temperature annealed PECVD optical silica films with lower
- 20 polarization dependence. The silica film on the back face compensates for the stress induced warp arising during the high temperature anneal caused by the silica film on the front face.

- In a preferred embodiment, a temporary protective film is deposited on the front face. This is etched away after deposition of the film on the back face. During this
- 25 etch step, the film on the back face also gets etched, so the initial thickness of the film on the back face is increased by an amount equal to the portion of the deposited layer that is etched away during this subsequent etch step so that the final thickness of the film on the back face is the same as the thickness of the film deposited on the front face.

The invention also provides a functional device, comprising a wafer having front and back faces; a layer deposited on the front face of said wafer to provide said device with its functional properties; and a matching layer deposited on the back face of said wafer to compensate for stress induced warp during an anneal step  
5 in the manufacture of said device.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The invention will now be described in more detail, by way of example only, with reference to the accompanying drawings, in which:

Figure 1 is a graph showing of stress hysteresis showing plastic deformation of  
10 PECVD silica films over 600°C; and

Figures 2a to 2d show the successive steps in the fabrication of a device in accordance with the principle of the invention.

#### DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

The difference in TCE between the PECVD deposited silica films and the  
15 underlying silicon wafer causes a large stress hysteresis when the post-deposition anneal temperature exceeds 600°C. The higher the anneal temperature, the more the compressive stress. This effect is shown in Figure 1.

As mentioned before, the consequence of this stress-temperature hysteresis is that the room temperature mechanical stress of the PECVD silica films following  
20 these high temperature anneals is highly compressive and induces a large warp of underlying the silicon wafer, which results in a low yield photolithography processing and in a polarization dependence of the waveguide.

#### Example

Referring to Figures 2a to 2d, a device in accordance with the invention is made  
25 by first depositing a 0.5µm thick PECVD silica film 2 on front face of a silicon wafer 1. The purpose of this film is to provide protection against scratches from the PECVD wafer handling robot and from particles accumulating on the front face of the silicon wafer when processed face down.



Next a 13.5 $\mu$ m thick PECVD silica film 3 is deposited on the back face of the silicon wafer. This film is similar in composition and thickness to the silica film that will be later deposited on the front face of the silicon wafer to form the silica waveguides.

- 5 The wafer is then lightly etched for about 5 minutes in a 17:1 Buffered Oxide Etch (BOE) so as to completely remove the 0.5 $\mu$ m thick PECVD silica film 2 deposited on the front face of the silicon wafer and to leave a 13 $\mu$ m thick PECVD silica film 3 on the back of the silicon wafer, thus lifting-off any particles/scratches left on the front face of the silicon wafer from the PECVD wafer handling robot.

- 10 Megasonic cleaning (a solution at room temperature composed of: 3.9 liters of hydrogen peroxide, H<sub>2</sub>O<sub>2</sub>; 3.9 liters of ammonium hydroxide, NH<sub>4</sub>OH; and 2.1 liters of deionized water) of the front face of the silicon wafer is then carried out so as to remove any residual particles.

- Next a low Pressure Chemical Vapor Deposition (LPCVD) step is performed at  
15 about 800°C to deposit a 0.15 $\mu$ m thick silicon nitride film 4 on both faces of the silicon wafer so as to protect the back silica film during subsequent silica etching.

- A 13 thick PECVD silica film 5 is then formed on the front face of the silicon wafer. The film 5 is similar in composition and thickness to the silica film remaining on the back face of the silicon wafer. This film 5 forms the silica  
20 waveguide.

- A first high temperature anneal between 600 and 900 °C is carried out so as to allow silica film stabilization for subsequent photolithography steps and to compensate for the heat treatment at about 800°C that the silica film 3 on the back face of the silicon wafer experienced during the silicon nitride deposition.  
25 After carrying out subsequent photolithography steps, a final high temperature anneal between 700 and 1100°C is carried out so as to reduce the optical absorption of the silica waveguides.

- Various alternatives embodiments will now be considered, although it should be understood that the following does not represent an exhaustive list, and is given  
30 by way of example only.

The 0.5  $\mu\text{m}$  thick PECVD silica film 2 deposited on the front face of the silicon wafer could be deposited by a number of methods, including Low Pressure Chemical Vapor Deposition; Metal Organic Vapor Deposition; Electron Cyclotron Resonance Deposition; and RF Sputtering. It could be thinner than 0.5  $\mu\text{m}$  if the scratches and/or particles generated by the film deposition on the back face of the silicon wafer are very small. In that case, an equivalent reduction in the initial thickness of the film 3 on the back face would be required so that during the subsequent light etching the film 3 is reduced to the same final thickness to ensure that the thickness of the finished films 3 and 5 is the same.

10 The film 2 might need to be thicker than 0.5  $\mu\text{m}$  if the scratches and/or particles generated by the film deposition on the back face of the silicon wafer are large. In that case, an equivalent increase in thickness of the film 3 deposited on the back face would be required so that during the subsequent light etching step, the film 3 is etched to the same final thickness.

15 The film 2 could also be doped with Phosphorus, Boron, Germanium or Titanium. In that case, an equivalent doping with the same species would be recommended for the film deposited on the back face.

The 13.5 $\mu\text{m}$  thick PECVD silica film 3 deposited on the back face of the silicon wafer could be deposited by a number of techniques including Low Pressure Chemical Vapor Deposition; Metal Organic Vapor Deposition; Electron Cyclotron Resonance Deposition; and RF Sputtering. It might be thinner than 13.5  $\mu\text{m}$  if required for the waveguides. In that case, an equivalent reduction in thickness of the 13 $\mu\text{m}$  thick film deposited on the front face would be desirable.

20 The film 3 could also of course be thicker than 13.5  $\mu\text{m}$  if it was required to form a film thicker than 13 $\mu\text{m}$  thick film on the front face for the purpose of forming a waveguide.

The film 3 could also be doped with Phosphorus, Boron, Germanium or Titanium. In that case, an equivalent doping with the same species would be desirable for the film 5 deposited on the front face.

The light etching for about 5 minutes in a 17:1 Buffered Oxide Etch (BOE) to completely remove the 0.5µm thick PECVD silica film 2 deposited on the front face of the silicon wafer could be longer than 5 minutes if the PECVD silica film deposited on the front face of the silicon wafer is to be thicker than the proposed 0.5µm; shorter than 5 minutes if the PECVD silica film deposited on the front face of the silicon wafer is to be thinner than the proposed 0.5µm; or done in another wet etch solution than the 17:1 Buffered Oxide Etch (BOE).

The Megasonic cleaning (a solution at room temperature composed of: 3.9 liters of hydrogen peroxide, H<sub>2</sub>O<sub>2</sub>; 3.9 liters of ammonium hydroxide, NH<sub>4</sub>OH; and 2.1 liters of deionized water) of the front face of the silicon wafer could be done in another cleaning solution than the proposed Megasonic cleaning solution if suitable for removal of any residual particles; or done at a temperature different than room temperature if suitable for the removal of any residual particles.

The Low Pressure Chemical Vapor Deposition (LPCVD) step at about 800°C of a 0.15 µm thick silicon nitride film 4 on both faces of the silicon wafer could be performed at a different temperature than the proposed 800°C if the silicon nitride film properties are sufficient to protect the back silica film during subsequent silica etching on the front face; be replaced by another deposition technique of silicon nitride such as batch Plasma Enhanced Chemical Vapor Deposition or any other deposition technique capable of depositing the silicon nitride film on both faces of the silicon wafer; be thinner or thicker film than stated if the obtained film is effective to protect the back silica film during subsequent silica etching; be replaced by another deposition technique of another protection film than the proposed silicon nitride if the other protection film is effective to protect the back silica film during subsequent silica etching; or be eliminated in the case there is no need to protect the back silica film during subsequent silica etching on the front face (e.g. by using an etching technique that does not modify the silica on the back side of the silicon wafer);

The 13 µm thick PECVD silica film 5 on the front face of the silicon wafer could be deposited by Low Pressure Chemical Vapor Deposition; deposited by Metal Organic Vapor Deposition; deposited by Electron Cyclotron Resonance

- Deposition; deposited by RF Sputtering; thinner than 13  $\mu\text{m}$  if the equivalent film deposited on the back face is thinner than 13.5  $\mu\text{m}$ ; thicker than 13  $\mu\text{m}$  if the equivalent film deposited on the back face is thicker than 13.5  $\mu\text{m}$ ; or doped with Phosphorus, Boron, Germanium or Titanium if an equivalent doping with the same species is used for the film deposited on the back face.

- The first high temperature anneal between 600 and 900 °C to allow silica film stabilization for subsequent photolithography steps and to compensate for the heat treatment at about 800°C could be eliminated and/or displaced and replaced by the final high temperature anneal if silica film stabilization is not required for subsequent photolithography steps, i.e. if the deposition temperature of the silicon nitride or alternate film is performed at a temperature lower than 600°C; eliminated if a silicon nitride or alternate film is not required (in the case there is no need to protect the back silica film during subsequent silica etching on the front face of the silicon wafer).

- The final high temperature anneal between 700 and 1100°C to reduce the optical absorption of the silica waveguides could be moved to another position in the sequence.

- The principal application of the invention is in the fabrication of optical Mux/deMux devices, but the invention can also be applied to any other manufacturing processes involving the use of thick (thicker than 5 $\mu\text{m}$ ) silica; doped silica; alternate dielectric films; semiconductor films; metallic films on substrates such as silicon wafers; III-V compound semiconductor wafers; II-VI compound semiconductor wafers; Quartz; Sapphire; Alumina.

- Apart from Mux/Dmux devices, the invention can be applied, for example, to other photonics devices; semiconductor devices; Micro Electro Mechanical Systems (MEMS); Bio-chips; Lab-on-a-chip devices; and multi-chip modules.

## Claims:

1. A method of making a device having at least one deposited layer and subject to a post deposition high temperature anneal, comprising the steps of:  
providing a wafer having a front and back face;  
5 depositing opposing films on each said face of said wafer, said opposing films having similar mechanical properties; and  
subsequently subjecting said wafer to said high temperature anneal whereby said opposing films tend to cancel out stress-induced warping of said wafer during said anneal.
- 10 2. A method as claimed in claim 1, wherein said opposing films have similar thickness and composition.
3. A method as claimed in claim 2, wherein one said film is first deposited on the back side of said wafer, and subsequently a similar said film is deposited on the front side of the wafer.
- 15 4. A method as claimed in claim 3, wherein prior to the deposition of said film on the backside of the wafer, a temporary protective film is deposited on the front side of said wafer, said temporary film being removed prior to deposition of said opposing film on the front side of the wafer.
5. A method as claimed in claim 4, wherein said protective film is thin relative  
20 to said films deposited on the faces of said wafer.
6. A method as claimed in claim 5, wherein said temporary protective film is the same composition as said opposing film on said back face, said temporary protective film is removed by etching, and said opposing film on said back face has a thickness after deposition substantially equal to the sum of the thickness of  
25 said temporary protective film and said film deposited on the front face, whereby after etching said opposing film on said back face has a thickness substantially equal to the thickness of the opposing film deposited on said front face.
7. A method as claimed in claim 6, wherein said protective film is about 0.5  $\mu\text{m}$  thick, and said opposing film on said back face is about 13.5  $\mu\text{m}$  thick when

deposited and about 13  $\mu\text{m}$  thick after removal of said temporary protective film, said opposing film on said front face being about 13  $\mu\text{m}$  thick.

8. A method as claimed in any one of claims 1 to 7, wherein a protective film is deposited on at least said opposing film on said back face to protect against subsequent etching.

9. A method as claimed in claim 8, wherein said protective film deposited on said opposing film on said back face is silicon nitride.

10. A method as claimed in any one of claims 1 to 9, wherein said wafer is silicon and said opposing films are silica.

11. A method as claimed in claim 6, wherein said temporary film is removed by a buffered oxide etch prior to deposition of said opposing film on said front face.

12. A method as claimed in any one of claims 1 to 11, wherein said opposing films are deposited by PECVD.

13. A method of making a device having at least one deposited layer and subject to a post deposition high temperature anneal, comprising:

providing a wafer having a front and back face;

forming a temporary thin protective film on the front face of the wafer;

depositing a thick opposing film on the back face of said wafer;

removing said temporary protective film from the front face of said wafer;





depositing a thick opposing film on the front face of said wafer having substantially the same composition and thickness as said opposing film deposited on said back face; and

performing a high temperature anneal such that said opposing films tend to cancel out stress-induced warping of said wafer during said anneal.

14. A method as claimed in claim 13, wherein a protective film is deposited each side of said wafer after removing the temporary protective film in order to protect said opposing film on the backside of the wafer against a subsequent etch.

15. A method as claimed in claim 14, wherein said wafer is silicon and said opposing films are silica.
16. A method as claimed in claim 15, wherein said protective film deposited on each said of said wafer is silicon nitride.
- 5 17. A method as claimed in claim 16, wherein said temporary film is removed by a light buffered oxide etch.
18. A method as claimed in claim 17, wherein said wafer is subject to high frequency cleaning prior to deposition of said protective film on each side of said wafer.
- 10 19. A method as claimed in any one of claims 13 to 18, wherein said high temperature anneal takes place between 600 and 900 °C.
20. A functional device, comprising:  
a wafer having front and back faces:  
a layer deposited on the front face of said wafer to provide said device with  
15 its functional properties; and  
a matching layer deposited on the back face of said wafer to compensate for stress induced warp during an anneal step in the manufacture of said device.
- 21 A functional device as claimed in claim 20, wherein said wafer is silicon and said layers are silica.
- 20 22. A functional device as claimed in claim 221, wherein said silica layers are about 13 µm thick.
23. A functional device as claimed in claim 22, which is an optical device.
- 24 A functional device as claimed claim 23, wherein said optical device is a Mux/demux.

1/1

**FIG. 1****FIG. 2a****FIG. 2b****FIG. 2c****FIG. 2d**



(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
30 May 2002 (30.05.2002)

PCT

(10) International Publication Number  
**WO 02/043130 A3**

(51) International Patent Classification<sup>7</sup>: **H01L 23/34**,  
21/70, 27/15, G02B 6/12, H01L 21/316, H05K 1/02

(74) Agent: MITCHELL, Richard, J.; Marks & Clerk, P.O.  
Box 957, Station B, Ottawa, Ontario K1P 5S7 (CA).

(21) International Application Number: PCT/CA01/01659

(81) Designated States (*national*): CA, CN, DE, GB, JP, KR, MX.

(22) International Filing Date:

22 November 2001 (22.11.2001)

(84) Designated States (*regional*): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).

(25) Filing Language:

English

(26) Publication Language:

English

Published:

— with international search report

— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

(30) Priority Data:

0028822.5 25 November 2000 (25.11.2000) GB


(71) Applicant: ZARLINK SEMICONDUCTOR INC.  
[CA/CA]; 400 March Road, Kanata, Ontario K2K 3H4 (CA).

(88) Date of publication of the international search report:  
6 September 2002

(72) Inventors: OUELLET, Luc; 503 du Rubannier, Granby, Quebec J2H 2R8 (CA). DALLAIRE, Annie; 169 Bas Riviere Nord, St-Cesaire, Quebec J0L 1T0 (CA).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHOD OF MAKING A FUNCTIONAL DEVICE WITH DEPOSITED LAYERS SUBJECT TO HIGH TEMPERATURE ANNEAL



(57) Abstract: A method is disclosed for making a device having one or more deposited layers and subject to a post deposition high temperature anneal. Opposing films having similar mechanical properties are deposited on the front and back faces of a wafer, which is subsequently subjected a high temperature anneal. The opposing films tend to cancel out stress-induced warping of the wafer during the subsequent anneal.

WO 02/043130 A3

## INTERNATIONAL SEARCH REPORT

International Application No.

PCT/CA 01/01659

## A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H01L23/34 G02B6/12 H01L21/316 H01L21/70 H01L27/15  
H05K1/02

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G02B H05K H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 304 709 A (HITACHI LTD) 1 March 1989 (1989-03-01) column 1, line 14 - column 2, line 10; figures 6A-6E column 2, line 14 - line 41 column 3, line 11 - column 4, line 21; figures 1A-2B column 6, line 24 - line 35; claims 1,2	1-3, 8, 10, 20, 21
Y		9, 12, 22-24
A		7, 13-16, 19

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

## \* Special categories of cited documents:

\*A\* document defining the general state of the art which is not considered to be of particular relevance

\*E\* earlier document but published on or after the international filing date

\*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

\*O\* document referring to an oral disclosure, use, exhibition or other means

\*P\* document published prior to the international filing date but later than the priority date claimed

\*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

\*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

\*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

\*Z\* document member of the same patent family

Date of the actual completion of the international search

4 July 2002

Date of mailing of the international search report

11/07/2002

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Klopfenstein, P

## INTERNATIONAL SEARCH REPORT

International Application No.

PCT/CA 01/01659

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 674 304 A (FUKADA TAKESHI ET AL) 7 October 1997 (1997-10-07) column 2, line 23 - line 56 column 2, line 66 - column 3, line 7 column 3, line 46 - line 63 column 4, line 21 - line 51 column 5, line 5 - line 17 column 6, line 16 - line 29 column 7, line 19 - line 49; figure 5 column 7, line 66 - column 8, line 25; figure 2A column 9, line 17 - line 24 column 9, line 56 - line 64	1,2,8,9, 12,20
Y A		12 3,13,14, 16,19
X	PATENT ABSTRACTS OF JAPAN vol. 018, no. 581 (P-1822), 7 November 1994 (1994-11-07) -& JP 06 214128 A (NIPPON TELEGR & TELEPH CORP), 5 August 1994 (1994-08-05) abstract paragraph '0003! - paragraph '0006!; figures 3-6 paragraph '0013! - paragraph '0040!; figures 1-9	1,8,9, 20,21
Y A		9,22-24 2,3,10, 13,15, 16,19, 22-24
X	US 4 830 984 A (PURDES ANDREW J) 16 May 1989 (1989-05-16) column 1, line 16 - line 48 column 1, line 51 - column 2, line 10 column 2, line 30 - line 32 column 2, line 55 - column 4, line 20; figures 1-3 column 4, line 55 - line 58 column 5, line 12 - line 50	1,20
A		3,12,13, 15,19,21
X	PATENT ABSTRACTS OF JAPAN vol. 006, no. 254 (E-148), 14 December 1982 (1982-12-14) -& JP 57 153445 A (NEC CORP), 22 September 1982 (1982-09-22) abstract	1,2,20
A		3,10,12, 13,21

Form PCT/ISA/210 (continuation of second sheet) (July 1992)

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/CA 01/01659

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 0304709	A	01-03-1989	JP 1057207 A	03-03-1989
			CA 1306629 A1	25-08-1992
			DE 3885379 D1	09-12-1993
			DE 3885379 T2	24-02-1994
			EP 0304709 A2	01-03-1989
			US 4904037 A	27-02-1990
US 5674304	A	07-10-1997	JP 7109573 A	25-04-1995
			US 6268631 B1	31-07-2001
			US 5929487 A	27-07-1999
			US 2002008801 A1	24-01-2002
JP 06214128	A	05-08-1994	NONE	
US 4830984	A	16-05-1989	NONE	
JP 57153445	A	22-09-1982	NONE	